Chapter 41 gmac ethernet Interface



Yüklə 2,77 Mb.
səhifə47/49
tarix03.12.2023
ölçüsü2,77 Mb.
#172297
1   ...   41   42   43   44   45   46   47   48   49

Clock Architecture


In RMII mode, reference clock and TX/RX clock can be from CRU or external OSC as following figure.


The mux select rmii_speed is GRF_SOC_CON1[11].


Fig. 41-12 RMII clock architecture when clock source from CRU




Only

T-chip
Fig. 41-13 RMII clock architecture when clock source from external OSC
In RGMII mode, clock architecture only supports that TX clock source is from CRU as following figure.
In order to dynamicly adjust the timing between TX/RX clock with data, deleyline is integrated in TX and RX clock path. Register GRF_SOC_CON3[15:14] can enable the deleylines, and GRF_SOC_CON3[13:0] is used to determine the delay length. There are 100 deley elements in each delayline, and it totally can adjust about 5.1ns typically.

Fig. 41-14 RGMII clock architecture when clock source from CRU


      1. Remote Wake-Up Frame Filter Register


The register wkupfmfilter_reg, address (028H), loads the Wake-up Frame Filter register. To load values in a Wake-up Frame Filter register, the entire register (wkupfmfilter_reg) must be written. The wkupfmfilter_reg register is loaded by sequentially loading the eight register values in address (028) for wkupfmfilter_reg0, wkupfmfilter_reg1, ... wkupfmfilter_reg7, respectively. wkupfmfilter_reg is read in the same way.


The internal counter to access the appropriate wkupfmfilter_reg is incremented when lane3 (or lane 0 in big-endian) is accessed by the CPU. This should be kept in mind if you are accessing these registers in byte or half-word mode.

Fig. 41-15 Wake-Up Frame Filter Register



Only
Filter i Byte Mask


This register defines which bytes of the frame are examined by filter i (0, 1, 2, and 3) in order to determine whether or not the frame is a wake-up frame. The MSB (thirty-first bit) must be zero. Bit j [30:0] is the Byte Mask. If bit j (byte number) of the Byte Mask is set, then Filter i Offset + j of the incoming frame is processed by the CRC block; otherwise Filter i Offset + j is ignored.


T-chip
Filter i Command


This 4-bit command controls the filter i operation. Bit 3 specifies the address type, defining the pattern’s destination address type. When the bit is set, the pattern applies to only multicast frames; when the bit is reset, the pattern applies only to unicast frame. Bit 2 and Bit 1 are reserved. Bit 0 is the enable for filter i; if Bit 0 is not set, filter i is disabled.

Yüklə 2,77 Mb.

Dostları ilə paylaş:
1   ...   41   42   43   44   45   46   47   48   49




Verilənlər bazası müəlliflik hüququ ilə müdafiə olunur ©azkurs.org 2024
rəhbərliyinə müraciət

gir | qeydiyyatdan keç
    Ana səhifə


yükləyin