Chapter 41 gmac ethernet Interface



Yüklə 2,77 Mb.
səhifə31/49
tarix03.12.2023
ölçüsü2,77 Mb.
#172297
1   ...   27   28   29   30   31   32   33   34   ...   49
Bit

Attr

Reset Value

Description

31:27

RO

0x0

reserved

26


RW


0x0


DT
Disable Dropping of TCP/IP Checksum Error Frames
When this bit is set, the core does not drop frames that only have errors detected by the Receive Checksum Offload engine. Such frames do not have any errors (including FCS error) in the Ethernet frame received by the MAC but have errors in the encapsulated payload only. When this bit is reset, all error
frames are dropped if the FEF bit is reset.


Only

T-chip



Bit

Attr

Reset Value

Description

25


RW


0x0


RSF
Receive Store and Forward
When this bit is set, the MTL only reads a frame from the Rx FIFO after the complete frame has been written to it, ignoring RTC bits. When this bit is reset, the Rx FIFO operates in Cut-Through mode, subject to the
threshold specified by the RTC bits.

24

RW

0x0

DFF
Disable Flushing of Received Frames
When this bit is set, the RxDMA does not flush any frames due to the unavailability of receive descriptors/buffers as it does normally when this bit is reset.

23:22

RO

0x0

reserved

21


RW


0x0


TSF
Transmit Store and Forward
When this bit is set, transmission starts when a full frame resides in the MTL Transmit FIFO. When this bit is set, the TTC values specified in Register GMAC_OP_MODE[16:14] are ignored. This bit should be changed only when
transmission is stopped.

20


W1C


0x0


FTF
Flush Transmit FIFO
When this bit is set, the transmit FIFO controller logic is reset to its default values and thus all data in the Tx FIFO is lost/flushed. This bit is cleared internally when the flushing operation is completed fully. The Operation Mode register should not be written to until this bit is cleared. The data which is already accepted by the MAC transmitter will not be flushed. It will be scheduled for transmission and will result in underflow and runt frame transmission.
Note: The flush operation completes only after emptying the TxFIFO of its contents and all the pending Transmit Status of the transmitted frames are accepted by the host. In order to complete this flush operation, the PHY transmit clock (clk_tx_i) is required to be
active.

19:17

RO

0x0

reserved


Only

T-chip




Yüklə 2,77 Mb.

Dostları ilə paylaş:
1   ...   27   28   29   30   31   32   33   34   ...   49




Verilənlər bazası müəlliflik hüququ ilə müdafiə olunur ©azkurs.org 2024
rəhbərliyinə müraciət

gir | qeydiyyatdan keç
    Ana səhifə


yükləyin