RFA
Threshold for activating flow control (in both HD and FD)
These bits control the threshold (Fill level of Rx FIFO) at which flow control is activated. 2'b00: Full minus 1 KB
2'b01: Full minus 2 KB 2'b10: Full minus 3 KB 2'b11: Full minus 4 KB
Note that the above only applies to Rx FIFOs
of 4 KB or more when the EFC bit is set high.
8
RW
0x0
EFC
Enable HW flow control
When this bit is set, the flow control signal operation based on fill-level of Rx FIFO is enabled. When reset, the flow control operation is disabled.
7
RW
0x0
FEF
Forward Error Frames
When this bit is reset, the Rx FIFO drops frames with error status (CRC error, collision error, GMII_ER, giant frame, watchdog timeout, overflow). However, if the frame's start byte (write) pointer is already transferred to the read controller side (in Threshold mode), then the frames are not dropped.
When FEF is set, all frames except runt error frames are forwarded to the DMA. But when RxFIFO overflows when a partial frame is wriiten, then such frames are dropped even
when FEF is set.
6
RW
0x0
FUF
Forward Undersized Good Frames
When set, the Rx FIFO will forward Undersized frames (frames with no Error and length less than 64 bytes) including pad-bytes and CRC). When reset, the Rx FIFO will drop all frames of less than 64 bytes, unless it is already transferred due to lower value of Receive
Threshold (e.g., RTC = 01).
